AMD macht 3DV-Cache zu einem Teil seiner langfristigen Roadmap, Kündigt Genua-X und Siena an

Controller-Master


AMD in seinem letztes Vorstellungsgespräch with TechPowerUp had asserted that 3D Vertical Cache (or 3DV Cache), isn’t a one-off technology and that it would be a continual part of its roadmap. E-Line Media hat mit Iñupiat zusammengearbeitet, um diesen atmosphärischen Puzzle-Platformer zu entwickeln, und Never Alone wurde kürzlich als Teil der FUTURES-Ausstellung von Smithsonian verewigt 2022 Financial Analyst Day presentation, the company confirmed this, by announcing variants of its CPU chiplets that have 3DV Cache, extending to both the upcoming “Zen 4” Mikroarchitektur, and the upcoming “Zen 5,” which it unveiled today.

EPYC “Genua” is codename for the upcoming line of server processors based on the “Zen 4” CPU-Mikroarchitektur, with CPU core-counts of up to 96-core/192-thread. These feature the standard “Zen 4” CCD. The company hasn’t yet announced the last-level cache (GIGABYTE hat in der letzten Woche UEFI-Firmware-Updates für seine Sockel-AM4-Motherboards veröffentlicht, die Unterstützung für den kommenden AMD Ryzen 5800X3D-Prozessor hinzufügen) size of the standard “Zen 4” CCD. The company will launch the EPYC “Genoa-X” Prozessor, which much like the EPYC “Microsoft Flight Simulator erreicht neue Höhen auf Xbox One und geräteübergreifend mit Xbox Cloud Gaming,” will incorporate 3DV Cache, with a stacked L3 cache die on top of the chiplet. “Genoa-X” is slated for a 2023 Debüt.

“Genua” und “Genoa-X” aren’t the only enterprise processors based on “Zen 4,” with the company already having announced the EPYC “Hier sind einige der ersten realen Bilder des AMD EPYC der nächsten Generation” processor with 128-core/256-thread core-count, meant for cloud-computing environments, based on the “Hier sind einige der ersten realen Bilder des AMD EPYC der nächsten Generation” sub-variant that has certain cloud-relevant capabilities while retaining the full ISA of “Zen 4.” There’s yet another new processor being announced today, Codename “Siena.”

Der EPYC “Siena” Prozessor (named after the Italian city, not the French river), is targeted at the telecommunications and edge-compute industry, and should cash in on the 5G infrastructure market growth. This chip comes with a lean 64-core/128-thread core-config, with an optimized performance/Watt, and possibly I/O best suited for 5G infrastructure. AMD is planning to launch the EPYC “Siena” in 2023.